RISC-V SoC Design

High-Performance Computing solutions combined with traditional desktop computer CPUs and specialized storage & connectivity resources into a large computing cluster or grid are capable of jointly solving problems that are beyond the reach of standalone computing architectures.

ACL Digital HPC Center of Excellence (CoE)

Traditionally, HPC implementations have been extremely costly to build, use and maintain. The economies of scale available with the burgeoning development of purpose-built, high-performance chips (CPU, GPU, FPGA) are beginning to drive HPC scale opportunities downmarket with hyper-scale public cloud providers such as Amazon and Google, and offer approximate capabilities on per user basis. These market dynamics are driving tremendous challenges onto these engineering communities. ACL Digital has been working closely with several HPC players and augmenting design knowledge and know-how of HPC solutions.

ACL’s RISC-V Expertise in HPC Domain helps clients jumpstart RISC-V SoC development

- RISC-V SoC Design partner of an existing TSMC Client
- CPU Architecture definition, SoC Design, Integration, and Verification based on RISC-V, Physical Implementation
- HPC RISC-V competency center with teams spread across the US and India

For Start-Ups, ACL offers a complete package of end-to-end design support team from Architecture to Tapeout as well as IP availability for all key system IPs

- Quick ramp-up of resources with multi-functional skills in near and offshore locations
- Availability of high speed peripheral IP for SoC designs
- Setting up flow for physical implementation from ground up based on TSMC advanced technologies (16nm to 7nm FinFET)

For Large OEM

- Hardening of ARM and RISC-V Cores for HPC designs
  - High end Processors (5.5 GHz)
  - DSPs
  - A9 Core Hardening Experience (Custom flows depending on PPA targets)
  - Redundant Cores, in Lock-Step mode
  - A9 subsystem hardening with clock synchronicity (1.2GHz)
  - DDR3 clocking macro
  - RISC-V CPU based solutions Architecture, Design, Verification

High Speed Interface IPs Available (through Partner)

- CXL
- PCI Express Gen5
- PCI Express to AXI Bridge
- RapidIO Gen4 (25G)
- NVM Express Controller
- PCI Express to AXI Bridge
- RISC-V Platform
- Hyperbus Controller
- AXI Interconnect Matrix
ACL Digital Value Offerings

ACL executed multiple CPU based SoC designs in Delivery Ownership environment including design, integration, verification, DFT, and physical implementation.

IP/CPU Architecture, Design and Verification

- Fully scalable and configurable CPU core RISC-V
- 2 instructions per cycle in single thread, multiple threads per core; multiple cores in cluster; multi cluster designs for RISC-V
- NOC, Debug and trace features
- SoC fabric, memory controller, Functional Safety designs for Automotive, caches
- Instruction set verification; Random Instruction Sequencing (RIS) and testing
- Assembly verification, Model development for RISC-V
- Cache coherence, memory ordering and consistency, prefetching, branch prediction, renaming, speculative execution, and memory translation
- High speed interface sub-system integration
- SoC level debuggability enablement as an option through the Trace interface of the CPU architecture
- Power aware CPU designs where the Cores/Clusters could be shut-off during idle periods

SoC Design and Verification

- Standard verification components like SoC level Driver, Monitors, Reference Models, Functional Coverage and Top level Test Bench, Scoreboards/Checkers/Assertions
- Processor-based SoC; configuration of the whole SoC or its sub-modules using the processor to drive SoC level stimulus
- Standard protocols (like PCIe, Ethernet, USB etc.), in-house/third-party VIP (Verification IP) available in the market to speed up the verification
- Printing with user control verbosity, switching ON the required sub IP level messages; enabling debug switches of the verification methodology which will help to quickly debug RTL as well as the test bench/VE (Verification Environment) issues at SoC level
- Building verification environment for emulation platform and supporting simulation and verification of software functionality prior to SoC tapeout

SOC Physical Implementation

- 100+M Gates, 162Mbits of RAM, multiple instances of 8 channel multi-protocol SerDes, Two 72bit DDR3 @ 1866
- Flipchip bonding and package route aware IO packing
- Partitioning, Pin assignment, channel definitions and sizing, Timing budgeting
- Switchable domains
- Hand crafted Clock Implementation scheme to contain skew and divergence
- Drive strength/net-length configurable clock padding scripts to achieve uniform clock RC
- Multiple asynchronous crossbars on chip
- Clock synchronicity aware channel assignment
- Intelligent “timing budget aware” pipeline register placement
- “Crosstalk and timing budget aware” staggered buffering strategy on channels
- Custom clock tree build to meet 1866 DDR “skew + divergence” and “duty cycle distortion” targets (64 bit Data, 8 bit ECC)